



IFW

I hereby certify that this paper is being deposited with the United States Postal Service with sufficient postage as First Class Mail under 37 CFR 1.8 on the date indicated below and is addressed to: "Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450."

Signed Stuart T. Auvinen
Stuart T. Auvinen, Reg. No. 36,435

Date 8-17-04

PATENT
AZ-100

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Normoyle

Serial No. 10/710,066

Filed: 6/16/2004

For: Address Error Detection by Merging a
Polynomial-Based CRC Code of Address bits with
Two Nibbles of Data or Data ECC Bits

Examiner:

Group Art Unit: 2133

SECOND INFORMATION DISCLOSURE STATEMENT

Hon. Commissioner of Patents and Trademarks
Washington, DC 20231


Sir:

Attached is a completed Substitute Form PTO-1449 and copies of the pertinent parts of the references cited thereon. An e-IDS was submitted with the filing papers listing US Patent references.

☒ The commissioner is hereby authorized to charge payment of any patent application processing fees under 37 C.F.R. § 1.17 associated with this communication or credit any overpayment to deposit account No. 01-2950.

Respectfully Submitted,

Stuart T. Auvinen
Agent for Applicant
Reg. No. 36,435



Sheet 1 of 1

Form PTO-1449 INFORMATION DISCLOSURE CITATION IN AN APPLICATION <i>(Use several sheets if necessary)</i>				Docket Number (Optional) AZ-100		Application Number 10/710,066			
				Applicant Normoyle					
				Filing Date 6/16/2004		Group Art Unit 2133			
U.S. PATENT DOCUMENTS									
EXAMINER INITIAL	DOCUMENT NUMBER				DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
FOREIGN PATENT DOCUMENTS									
	DOCUMENT NUMBER				DATE	NAME	CLASS	SUBCLASS	TRANSLATION YES NO
OTHER DOCUMENTS <i>(including Author, Title, Date, Pertinent Pages, Etc.)</i>									
		P. Koopman and T. Chakravarty, "Cyclic Redundancy Code (CRC) Polynomial Selection for Embedded Networks", <i>Int'l Conf. On Dependable Sys. and Networks.</i> , DSN-2004, pp. 1-10, 2004.							
		S. Kaneda and E. Fujiwara, "Single Byte Error Correcting - Double Byte Error Detecting Codes for Memory Systems", <i>IEEE Trans. Computers</i> , Vol.C-31, No.7, pp.596-602, July 1982.							
EXAMINER						DATE CONSIDERED			
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.									